Logic Design and Verification Using SystemVerilog (Revised) Paperback – March 1, 2016

Logic Design and Verification Using SystemVerilog (Revised)

RTL Modeling with SystemVerilog for Simulation and Synthesis: Using SystemVerilog for ASIC and FPGA Design

Digital Design and Computer Architecture, RISC-V Edition: RISC-V Edition